Introduction
The MOS transistor matching properties in the weak inversion region have not received, in the past, the attention that the mismatch in the strong inversion region has. The importance of weak inversion biased transistors in low .power CMOS analog systems calls for more extensive data on the mismatch in this region of operation. The study presented in this paper was motivated by the need of controlling the threshold matching in a low power, low noise amplifier-discriminator circuit used in silicon radiation detector readout, where the transistor dimensions had to be kept to a minimum. The goal is to design a big array of such circuits with a threshold mismatch smaller than the noise figure.
In the literature, there exist a number of theoretical approaches to mismatch modeling, based on certain assumptions on the behaviour of defects that cause the mismatch. Shyu et al. [1, 2] analyze the effect of edge roughness, surface state and implanted charge fluctuations, oxide thickness variations and mobility fluctuations in terms of short range (local) and long range (global) parameter variations. Pelgrom et al. [3] introduce a powerful spatial Fourier transform technique to build a general frame in which different transistor geometries can be accommodated. In most cases a more or less elaborate transistor model was used, and the measurements were translated to variations of the model parameters that are hard to extrapolate to regions of operation where that model is no longer valid. Pan and Abidi [4] In this paper, considering that the MOS subthreshold region lacks a satisfactory mathematical model, especially in moderate inversion, we have decided to present results in the most direct manner, as drain current mismatch dis.,. tributions in MOS differential pairs. We will be concerned with the dependance of mismatch on the device dimensions, on the operating point, and will consider a few processes with different oxide thicknesses and feature sizes: MOSIS/HP, MOSIS/Orbit, UTMC and IBM (see Table 1 for more detail). The last two processes are designed to be radiation hard.
'-
Measurement description
For each of the four processes, one lot of test. dice were produced. Each die lot contained various transistor sizes, as listed in Table 2 . All the devices were connected as differential pairs and the two drain currents were measured at the same time to get rid of possible temperature dependencies. We have estimated that in order to perform an absolute measurement in the subthreshold region keeping tl.Iv / Iv < 1 %,, we would require a temperature control of about 0.1-0.2°C, which is not possible in our present laboratory setup. The drain, source and substrate were held at fixed voltage while the two gates were connected together and ramped in the range 0-1.5 V. The two drain currents were measured and recorded on disk for subsequent analysis. Four sets of measurements were collected for each device with Vvs= 1 and 2.5 V and VsuB= 0 and -1 V for Ntype transistors. Of course, P-type transistors had all signs reversed.
Because of the very small currents that must be measured in the subthreshold region, particular care was devoted to having a clean setup with leakage current below 1 pA. • M/HP1.2N
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10-12 10-11 10-10 10-9 10-8 10-7 10-6 10-5 10-4 In the offline analysis, the transconductance is computed and plotted in Fig. 1 against the scaled current Io = Ini(WIL). Notably, using this horizontal scale, all transistor sizes fall more or less on the same curve and the points in Fig. 1 represent the average of all transistor sizes for a given process, while the vertical bars represent the spread (standard deviation) of Um/ In at a given current level.
In calculating the transconductance, it turned out that a simple finite difference method was not good enough, given the relatively large (0.1 V) Vas ramp step, and we therefore used a logarithmic derivative, Uml In = 8 In In I 8Vas, together with a second order finite difference approximation [5] to preserve precision. We estimate an error of about 1% on Umiin.
Of the 1400 differential pairs we have tested, we have rejected those that have a low transconductance or a high leakage, or both, that account for about 20 % of the total. It must be noted that these test structures have small or non-existent input protection. in large transistors, where a small difference in the sources resistance of the order of 2 n causes a systematic deviation from 0. We disregard these points.
We also calculated the error on u 6 in the following way: assuming that the parent distribution is gaussian with an unknown variance U[J, elementary statistics states that (n-1)s~lu~ (where s~ is the sample variance and n is number of sample points) has a chi-squared distribution with n -1 degrees of freedom. We plot the 68% confidence interval (C.I.) for the parent U{J, calculated from the chi-squared distribution. The 68% C.l. is customary chosen because it corresponds to one standard deviation for gaussian distributions. > •
In the following sections we first analyze the dependance of l16 on the current density and on the device dimensions at a fixed bias, with VsuB= 1 V arid the substrate or well grounded. We then measure the effect of changing the bias point.
Current density
For a MOS transistor in strong inversion and in saturation the current mismatch has two contributions coming from the threshold voltage and the current factor mismatch. If
Vas is small ( < VTo + 1.5 V), the first term dominates and the overall dependance is roughly .11VfD. At still'smaller Vas, when entering moderate and weak inversion l16 is expected to flatten out and become essentially independent of the current density. This behaviour is reflected in our data, shown in Fig. 2 for the MOSISIHP 1.2 J.lm process, with the notable and as yet not understood exception that small devices with a small W IL ratio (less than about 2) roll off at a much lower rate than expected. The same effect is not present in the slightly coarser MOSISIORBIT 2.0 j.lm process portrayed in Fig. 3 . Apart from this effect, the current density dependance can be parametrized by a same threshold for the onset of strong inversion can be deduced from the transconductance plot.
Device dimensions
We pass now to an analysis of the dependance of the current mismatch on device dimensions at a fixed current level. We have chosen Ic ~ 1 nA/D because it lies in our range of interest and because U6 is fairly independent of current density in that region. Since we have data points only at fixed and rather coarse values of Vas, and we prefer not to interpolate, the definition of the / 0 level is only · accurate within a factor of about 10. This uncertainty doesn't really matter thanks to the insensitivity of U6 to Ic in the weak inversion regime. It is suggested in several papers (3] that the mismatch should be roughly proportional to the inverse of the square root of the area of the device, and we certainly have evidence in Fig. 4 of this general behaviour with a relatively good agreement between different processes. The Mosis/Orbit process, having a thiCker gate oxide than the other processes (40 nm instead of 20 nm) is expected to and does have a larger mismatch.
It must be noted, however, that it does not quite follow the 1/../WL law, as it's particularly evident for the big transistors and for the PMOS transistors (Fig. 5) . Lakshmikumar et al. [6] suggest that the higher mismatch of P-channel devices is possibly due to higher mobility variations and poorer gate· oxide capacitance matching. We have no explanation for the non 1/../WL mismatch seal- ing, and attempts to explain the measurements with edge variations (see (1] ) or long-range (global) parameter variations (3] have failed.
Bias point
To compare the different values of Vns and Vsu B we again fix the current density at / 0 ~ 1 nA/D and form the ratio of U6 at the new bias point to U6 at the base bias (Vns=1 V, Vsus=O V). We find that there is hardly any dependance in Vvs, while there is a significant deterioration with the substrate/well voltage. In Fig. 6 we plot the distribution of u6(VsuB = 1 V)/u6(VsuB = OV) for all device sizes and all processes. It can be seen that on average there is a 50% worsening of U6, although the relatively low statistics and consequent large errors cause the distribution to be rather broad. A possible explanation of this effect goes as follows. When VsuB increases from 0 to 1 V, the depletion region, in the bulk under the channel charge sheet, widens. The back-gate transconductance falls and drain current conduction is less controlled by the back gate. The mismatch causes directly related to surface effects (like oxide charge and thickness variations) now contribute to the overall mismatch more than before.
Summary
We have analysed the mismatch properties of MOSFET transistors produced in four different. process and operated in the weak inversion region. Using the current per square as a reference, a fairly good uniformity of response • ' 'I t•
